English
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Português
Português do Brasil
Suomi
Svenska
Türkçe
Қазақ
বাংলা
हिंदी
Ελληνικά
Log In
Email address
Password
Log in
or
Log in with ORCID
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Projects
People
Statistics
English
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Português
Português do Brasil
Suomi
Svenska
Türkçe
Қазақ
বাংলা
हिंदी
Ελληνικά
Log In
Email address
Password
Log in
or
Log in with ORCID
New user? Click here to register.
Have you forgotten your password?
Home
Scholarly Output
Publications
Analysis of Jitter for a Chain-of-Inverters including On-chip Interconnects
Details
Export
Statistics
Options
Show all metadata (technical view)
Analysis of Jitter for a Chain-of-Inverters including On-chip Interconnects
Journal
2019 IEEE 23rd Workshop on Signal and Power Integrity, SPI 2019 - Proceedings
Date Issued
2019-06-01
Author(s)
Illikkal, Muhammed Suhail
Tripathi, Jai Narayan
Shrimali, Hitesh
Achar, Ramachandra
Subjects
clock-network | delay...