English
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Português
Português do Brasil
Suomi
Svenska
Türkçe
Қазақ
বাংলা
हिंदी
Ελληνικά
Log In
Email address
Password
Log in
or
Log in with ORCID
New user? Click here to register.
Have you forgotten your password?
Communities & Collections
Research Outputs
Projects
People
Statistics
English
Čeština
Deutsch
Español
Français
Gàidhlig
Italiano
Latviešu
Magyar
Nederlands
Português
Português do Brasil
Suomi
Svenska
Türkçe
Қазақ
বাংলা
हिंदी
Ελληνικά
Log In
Email address
Password
Log in
or
Log in with ORCID
New user? Click here to register.
Have you forgotten your password?
Home
Scholarly Output
Publications
I/O Buffer Modelling for Power Supplies Noise Induced Jitter under Simultaneous Switching Outputs (SSO)
Details
Export
Statistics
Options
Show all metadata (technical view)
I/O Buffer Modelling for Power Supplies Noise Induced Jitter under Simultaneous Switching Outputs (SSO)
Journal
IEEE/IFIP International Conference on VLSI and System-on-Chip, VLSI-SoC
Date Issued
2019-10-01
Author(s)
Souilem, Malek
Tripathi, Jai Narayan
Dghais, Wael
Belgacem, Hamdi
Subjects
Eye diagram jitter | ...