A low kickback noise and low power dynamic comparator

A low kickback noise and low power dynamic comparator is proposed in this paper. The designed comparator uses the current recycling approach to save power and proposes two kickback noise reduction techniques using only two additional switches. The technique I reduces the kickback noise from 20 mV to 7 mV and technique II reduces from 20 mV to 3 mV while consuming 11 μW and 21 μW, respectively of power. The proposed comparator is designed and simulated in UMC 180 nm CMOS process and is verified across the process corners. It operates at 100 MHz frequency and has an input range of 1 V. Monte Carlo simulations are also performed for the proposed techniques to test the design robustness.