Repository logo
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Projects
  • People
  • Statistics
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Compact Modeling of Impact Ionization and Conductivity Modulation in LDMOS Transistors
 
  • Details
Options

Compact Modeling of Impact Ionization and Conductivity Modulation in LDMOS Transistors

Journal
IEEE Transactions on Electron Devices
ISSN
00189383
Date Issued
2024
Author(s)
Ayushi Sharma
Yawar Hayat Zarkob
Girish Pahwa
Chetan Kumar Dabhi
Ravi Goel
Agarwal, Harshit 
Department of Electrical Engineering 
Volker Kubrak
Mingchun Tang
Maximilian Treiber
Chenming Hu
Yogesh Singh Chauhan
DOI
10.1109/TED.2024.3398620
Abstract
Space charge modulation (SCM), that is, the increase of charge carriers in the drift region, modulates carrier concentration in the drift region, which results in conductivity modulation (also known as the expansion effect) of laterally double-diffused metal oxide semiconductor (LDMOS) transistors. In this work: 1) a compact model for conductivity modulation is presented. Since conductivity modulation also causes a change in internal node voltage (d_i ), therefore physics in the impact ionization model of drift region which accurately captures the change in node voltage is also included; 2) an improved model of impact ionization for the intrinsic region of LDMOS transistors (d_i ) is discussed and validated across a high drain voltage for different gate voltages; 3) the topology of the substrate current flow has been modified, in accordance with the device physics; and 4) finally, this work also includes the improved model of the impact ionization to capture the body bias effect in LDMOS transistors. The new model is extensively validated with the experimental and TCAD data. The research aims to enhance the industry-standard Berkeley short-channel IGFET model-bulk (BSIM-BULK) model, ensuring compatibility with SPICE simulators.
Subjects
  • Berkeley short-channe...

  • compact model

  • conductivity modulati...

  • drift region

  • expansion effect

  • high voltage (HV)

  • impact ionization

  • laterally double-diff...

  • space charge modulati...

Copyright © 2016-2025  Indian Institute of Technology Jodhpur

Developed and Maintaining by S. R. Ranganathan Learning Hub, IIT Jodhpur.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback