Repository logo
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Projects
  • People
  • Statistics
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application
 
  • Details
Options

Design of Radiation Hardened 12T SRAM with Enhanced Reliability and Read/Write Latency for Space Application

ISSN
10639667
Date Issued
2023-01-01
Author(s)
Ansari, S. Mohd Sakib
Kavitha, S.
Reniwal, B. S.
Vishvakarma, S. K.
DOI
10.1109/VLSID57277.2023.00034
Abstract
Soft Errors becoming more predominant due to the constant scaling down of the transistors which lead to a decrease in the critical charge (Qc) and noise margin of the memory cell. In this paper, radiation-hardened (RH) 12T Memory cell is proposed which is resilient to soft errors as well as improves the critical read and write access time. This memory cell exhibits better results in terms of critical charge Qc with improved write static noise margin (WSNM). The extensive Monte Carlo simulations in Industry Hardware Calibrated 65nm standard CMOS process demonstrates that the proposed cell achieves improved performance with respect to 0.70× read access time, 0.69× write access time, 4.57× WSNM, 1.07× Qc as compared to NQ-10T at a supply voltage of 1V. Qc of the proposed RH-12T outperforms 6T SRAM & Q-10T by 1.91× and 1.62× respectively. In terms of area comparison, the silicon area is 1× for both NQ-10T and the proposed 12T.
Subjects
  • Critical Charge

  • Read Delay

  • Single Event Upset (S...

  • Soft Errors

  • SRAM

  • Static Noise Margin (...

  • Write Delay

Copyright © 2016-2025  Indian Institute of Technology Jodhpur

Developed and maintained by Dr. Kamlesh Patel and Team, S. R. Ranganathan Learning Hub, IIT Jodhpur.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback