Repository logo
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Projects
  • People
  • Statistics
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. Scholalry Output
  3. Publications
  4. Design and Distortion Analysis of a Power Delivery Network in the Presence of Internal Supply Noise
 
  • Details
Options

Design and Distortion Analysis of a Power Delivery Network in the Presence of Internal Supply Noise

ISSN
21563950
Date Issued
2022-07-01
Author(s)
Sharma, Vijender Kumar
Tripathi, Jai Narayan
Shrimali, Hitesh
DOI
10.1109/TCPMT.2022.3180551
Abstract
This article presents a novel relationship between the duty cycle and power supply noise (PSN) for a feedback control circuit of a dc-dc buck converter. The derived relation is equally valid for the other high-speed circuits. Based on the derived relation, the closed-form expressions of the harmonics quantities for the dc-dc buck converter (including feedback circuitry) and power delivery network (PDN) are developed. The derived expressions of the distortions include the effect of small variations at the power supply and input dc terminals. A combination of two techniques, the Volterra series and the estimation-by-inspection methods, are used to derive the nonlinear quantities. The estimation-by-inspection method is used to model the feedback circuit, including the effects of PSN. The Volterra series derive the nonlinear quantities of the converter. The analytical results are compared with the simulation results for both the examples (designed in 180-nm LDMOS technology) in terms of mean percentage error (MPE) and computational (CPU) time.
Subjects
  • DC-dc buck converter

  • duty cycle distortion...

  • indefinite admittance...

  • power delivery networ...

  • power supply noise (P...

  • Volterra series

Copyright © 2016-2025  Indian Institute of Technology Jodhpur

Developed and Maintaining by S. R. Ranganathan Learning Hub, IIT Jodhpur.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback