Repository logo
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
Repository logo
  • Communities & Collections
  • Research Outputs
  • Projects
  • People
  • Statistics
  • English
  • Čeština
  • Deutsch
  • Español
  • Français
  • Gàidhlig
  • Italiano
  • Latviešu
  • Magyar
  • Nederlands
  • Português
  • Português do Brasil
  • Suomi
  • Svenska
  • Türkçe
  • Қазақ
  • বাংলা
  • हिंदी
  • Ελληνικά
  • Log In
    or
    New user? Click here to register.Have you forgotten your password?
  1. Home
  2. IIT Jodhpur
  3. Projects
  4. Fully Verifiable Hardware Architecture Design and Development for Efficient and Reconfigurable Edge AI
 
Options
Loading...
Thumbnail Image
Project Title
Fully Verifiable Hardware Architecture Design and Development for Efficient and Reconfigurable Edge AI
Internal ID
I/SEED/BK/20230021
Principal Investigator
Kumar, Binod 
Status
Ongoing
Start Date
June 2, 2023
End Date
June 1, 2026
Organisations
Indian Institute of Technology Jodhpur 
Keywords
  • AI

  • Hardware Architecture...

  • Reconfigurable Edge

Copyright © 2016-2025  Indian Institute of Technology Jodhpur

Developed and maintained by Dr. Kamlesh Patel and Team, S. R. Ranganathan Learning Hub, IIT Jodhpur.

Built with DSpace-CRIS software - Extension maintained and optimized by 4Science

  • Cookie settings
  • Privacy policy
  • End User Agreement
  • Send Feedback